

## **SN74LS51N**

### **■ Product Introduction**

The SN74LS51N integrates a set of two-way two-input AND-OR-INVERT gates and a set of two-way three-input AND-OR-INVERT gates. The two gates are independent of each other.

### **■ Product Features**


- Integrating two sets of multiple input AND-OR-NON gates
- Fully compatible with TTL/DTL input and output logic level
- Package : DIP14, SOP14

### **■ Product Applications**

- Digital logic driver
- Industrial control applications
- Other application areasBattery-powered equipment

### **■ Package and Pin Assignment**

SOP14 or DIP14.			
Pin NO	Pin Definition	Pin NO	Pin Definition
1	Input 1A	14	Supply VCC
2	Input 2A	13	Input 1C
3	Input 2B	12	Input 1B
4	Input 2C	11	Input 1F
5	Input 2D	10	Input 1E
6	Output 2Y	9	Input 1D
7	Supply GND	8	Output 1Y




### **■ Absolute Maximum Ratings**

Item	Symbol	Maximum Ratings	Unit
Supply voltage	V <sub>CC</sub>	7	V
Input voltage	V <sub>I</sub>	7	V
Power dissipation	P <sub>D</sub>	500	mW
Operating temperature	T <sub>A</sub>	0-70	°C
Storage temperature	T <sub>S</sub>	-65-150	°C
welding temperature	T <sub>w</sub>	260	°C,10s

Note: the limit parameter is the limit value that cannot be exceeded under any condition. Once this limit is exceeded, it may cause physical damage such as deterioration of the product. At the same time, the chip can not be guaranteed to work properly when it is close to the limit parameters.

## ■ Block Diagram



$$\overline{ABC} + \overline{DEF} = Y$$

$$AB + CD = Y$$

## ■ Recommended Operating Conditions

Item	Symbol	Min	T <sub>py</sub>	Max	Unit
Supply voltage	V <sub>CC</sub>	4.75	5	5.25	V
Input voltage	V <sub>IH</sub>	2	—	—	V
	V <sub>IL</sub>	—	—	0.7	V
Output current	I <sub>OH</sub>	—	—	-400	uA
	I <sub>OL</sub>	—	—	8	mA
Operating temperature	T <sub>A</sub>	0	—	60	°C

## ■ Electrical Characteristics

(T<sub>A</sub>=25°C, Unless specified)

Item	Symbol	Min	T <sub>py</sub>	Max	Unit	Conditions
Output voltage	V <sub>OH</sub>	2.7	3.3	—	V	I <sub>OH</sub> =-400uA VCC=4.75V, V <sub>IL</sub> =0.7V
	V <sub>OL</sub>	—	0.20	0.4	V	I <sub>OL</sub> =4mA VCC=4.75V, V <sub>IH</sub> =2V
		—	0.35	0.5		I <sub>OL</sub> =8mA
Input current	I <sub>I</sub>	—	0.1	100	uA	VCC=5.25V, V <sub>I</sub> =7V
	I <sub>IH</sub>	—	0.1	20	uA	VCC=5.25V, V <sub>I</sub> =2.7V
	I <sub>IL</sub>	—	0.24	0.4	mA	VCC=5.25V, V <sub>I</sub> =0.4V
Short-circuit output current	I <sub>OS</sub> (Note1)	—	-15	-100	mA	VCC=5.25V
Supply current	I <sub>CCH</sub>	—	1.0	1.6	mA	VCC=5.25V, all V <sub>I</sub> =GND
	I <sub>CCL</sub>	—	2.0	2.8	mA	VCC=5.25V, all V <sub>I</sub> =VCC
Input clamp voltage	V <sub>IK</sub>	—	0.9	-1.5	V	VCC=4.75V, I <sub>I</sub> = - 18mA


Note1: only one output port is short circuited each time, and the short circuit time is not more than one second.

## ■ Switching Characteristics (T<sub>A</sub>=25°C, Unless specified)


Item	Symbol	Min	T <sub>py</sub>	Max	Unit	Conditions
Propagation delay time	t <sub>PLH</sub>	—	30	—	ns	V <sub>CC</sub> =5V, CL=16pF, RL=2KΩ
	t <sub>PHL</sub>	—	6	—	ns	

## ■ Testing Method

### 1、Test Circuit



### 2、Waveform




Note:

1. See Testing Table refers to the corresponding test items in the switch characteristic table.
2. the CL capacitor is an external patch capacitor (0603), which is connected to the output pin and the capacitor is near the chip GND.
3. Input: port input level, f=1MHz, D=50%, tTLH=tTHL or less 20ns;
4. Output: Y output test port (Out of Phase Output, In Phase Output)

**■ Package Dimensions**

Unit : mm /inch

**DIP14**

SOP14

